

IBM Docket 1 5. JP920000112 JS1

It is noted that on the cover shelpt for the Final Office Action mailed February 4, 2003 the examiner ejected claims 1-3. However, in the body of the Office Action the Examiner rejected claims 1-10 under 35 U.S.C. § 103(a) as being unpatentable over Ohnuma et all in view of Gardrier et all '519. Applicants will respond to the current Office Action ased upon the rejection of claims 1-10.

In response to the Examiner's rejection of claims 1 - 10 under 35 U.S.C. § 103(a) as being unpated able over Ohnun alet all, in view of Gardner et all 519, applicants traverse the rejection and believe that the claims are not made obvious by Ohnumalet all, in view of Gardner. A opticants' claimed invention requires "forming an oxide film on an inner wall of a CVD processing character" as part of the manufacturing method of an active matrix device including a topically type TFT (see claim 1). Applicants' claimed invention further require a removable oxide film" being formed on "an inner wall of the processing character as the process order of:

forming an oxide film or an inner wall of a CVD processing chamber; arranging a substrate having source and drain electrodes formed therein in the

processing chamber;

doping he source and drain electrodes with P; and

forming an a-Si layer and a gate insulating film in the processing chamber.

Applicants me nod claim 2 further require the step of removing the oxide film from the inner wall after the step of forming the a-Si layer and the gate insulating film.

Ohnuma fails in teach or suggest the forming an oxide film on an inner wall of a CVD processing chamber" as part of the manufacturing method of an active matrix device including a top gate type TFT. C innuma further fails to teach or suggest "a removable oxide film" being formed on "ar inner vall of the processing chamber for forming the top gate type TFT. Ohnuma still further fails to teach or suggest the order in which applicants' claim an emethod step care presented. In particularly, "forming an oxide on an inner wall condessing the mber" is performed prior to "doping the source and drain elections odes with p". This means preventing the dopant (phosphor) from being



IBM Docket o JP920000112 JS1

incorporated into the Si layer (F) during depositing the a-Si layer on a substrate soon after the ster of doping without the chamber changing.

It is noted the the Examiner agrees with applicants points noted above. Namely, "Ohnuma fail to disclose forming ar oxide film on an inner wall of a CVD processing chamber."

The Examine then relies on Gardner for a teaching "forming an oxide on an inner wall of a CVD pro-essing chamber and cites column 6, lines 8 – 14. However, Gardner does not teach the forming of an oxide film on an inner wall of a CVD processing chamber. To he contrary, Gardner teaches <u>away</u> from the step of forming an oxide film on the wall of the chamber as an intended result of the process. The Examiner's attention is di ∋cted to column €, line₃ 13 – 16 of Gardner. Gardner clearly teaches "Cleaning of he chamber but veen runs reduces oxide build up on the showerhead and typically tends to increase oxide layer thickness uniformity between run." This teaches away rom applicants claimed invention, namely forming an oxide film in the walls of the CVD chamber. Gardner teaches the forming of an oxide layer or a substrate. Specifically, Gardner states "A layer of oxide 403 is then formed over tile substrate 401 using an oxide source showerhead as indicated at block 306" (See co imn 4, lines 54 - 55). Gardner does not teach or suggest applicants' claimed invention of forming an exide on an inner wall as part of the process needed to make applicar is' claimed invention. The mere fact that Gardner has to remove an oxide materia from the inner vialls (that was at best over spray for coating a substrate 401) of the a mamber after the primation a device does not lead one of ordinary skill in the art to mak a device by forming an oxide film on the inner walls of a CVD chamber before applica its' device is mac a.

Therefore, Galdner et al. fails to solve the deficiencies of Ohnuma et al. Gardner et al. fails to teach cosuggest the "forming an oxide film on an inner wall of a CVD processing chamber" as part of the manufacturing method of an active matrix device including a top gate type TFT Gardner et al fuither fails to teach or suggest "a removable oxide film"

04/05

PAGE




IBM Docket o. JP92000011; US1

being formed on "an inner wall of the processing chamber for forming the top gate type TFT". Gard are et al still further fails to teach or suggest the order in which applicants' claimed method by sessing chamber is performed prior to "doping the source and drain electrodes with processing chamber at all teaches away from applicants' claimed method by "removing any native oxide" before a layer is formed, see step 304 in Figure 3, column 4, line is 42 – 46 and column 3, lines 16 – 20. Accordingly, it is believed that Chnumale are cannot make obliques applicants' claimed invention, either singularly or in combination in the Gardner et all under 35 U.S.C. § 103(a). Furthermore, there is no motivation or suggestions for pice skilled in the art to combine the teachings of Ohnumalet all and Gail liner et all as defined in claims 1 – 16. Again, if one were to use the teachings of the ardner et all, one would remove the oxide from Ohnumalet all. However, since Ohnum are tall adds not hig to the Ohnumalet all reference.

In view of the emarks herein, the Examiner is respectfully requested to reconsider the above-identific diapplication and allow the claims therein. If the Examiner wishes to discuss the application further or if a ditional information would be required, the undersigned vill cooperate fully to as sist in the prosecution of this application.

Please charg∉ any fee necessary to € nter this paper and any previous paper to deposit account 09-04-38.

In the event that this response does not result in allowance of all such claims, the undersigned in spectfully reques s a telephone interview at the Examiner's earliest convenience.



Applicants reliuest entry of this paper so as to place the file history of this patent application in better form for appeal.

Respectfully, submitted,

Derek S. Jennings

Registered Patent Agent / Patent Engineer

Reg. No. 41,473

IBM Corporati n Intellectual Philiperty Law Department P. O. Box 218 Yorktown Heights, New York 10 i98 Telephone No (914) 945-214-1

BEST AVA

IBM Docket N . JP9200001121 S1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of Applicants:

Date: December 4, 2002

Tsujimura et a .

Group Art Unit: 2823

Serial No.: ()9 381,643

Examiner: Coleman

Filed: May 18 2001

Docket No.: JP920000112US1

For: METHO! AND APPARATUS FOR MANUFACTURING ACTIVE

MATRIX DEVICE INCLUDING TOP BATE TYPE TET

Assistant Con missioner for Patents

Washingtor, I. C. 20231

CERTIFICATE OF FACSIMILE TRANSMISSION

I hereby certif—that this paper (! pages) is being facsimile transmitted under Rule 37 CFR/1/2.6(d) to he U.S. Patent and Trademark Office to (703) 872-9318 on April 4, 2003.

19 05 4/4/03

Derek S. Jeni nás

Registered Parent / Pater t Engineer

Reg. No. 41,413

RESPONSE TO THE OUTSTANDING OFFICE ACTION

REMARKS

In response to the Final Office / ction dated February 4, 2003, applicants offer the following remarks addressing the outstanding Final Office Action.

IBM Docket N . JP92000011:2US1

It is noted that on the cover shelp for the Final Office Action mailed February 4, 2003 the examiner ejected claims (-1). However, in the body of the Office Action the Examiner rejected claims 1-10 under 35 U.S.C. § 103(a) as being unpatentable over Ohnuma et al. in view of Gardner et al. 519. Applicants will respond to the current Office Action ased upon the rejection of claims 1 – 10.

In response to the Examiner's rejection of claims 1 - 10 under 35 U.S.C. § 103(a) as being unpared able over Ohnun a et al. in view of Gardner et al '519, applicants traverse the rejection and believe that the claims are not made obvious by Ohnuma et al. in view of Gardner. Applicants' claimed invention requires "forming an oxide film on an inner wall of a CVE processing chain per" as part of the manufacturing method of an active matrix device including a top gize type TFT (see claim 1). Applicants' claimed invention further require a "a removable of ide film" being formed on "an inner wall of the processing of amber for forming the top gate type TFT" (see claim 11). Applicants' method claim further require a step process order of:

formin an oxide film on an inner wall of a CVD processing chamber; arranging a substrate having source and drain electrodes formed therein in the processing chamber;

doping the source and d ain electrodes with P; and

formin an a-Si layer and a gate insulating film in the processing chamber.

Applicants m thod claim 2 further require the step of removing the oxide film from the

inner wall after the step of forming the a-Si layer and the gate insulating film.

Ohnuma fails to teach or suggest the "forming an oxide film on an inner wall of a CVD processing of amber" as part of the manufacturing method of an active matrix device including a to gate type TFT. Ohnuma further fails to teach or suggest "a removable oxide film" being formed on "air inner wall of the processing chamber for forming the top gate type TF". Ohnuma still further fails to teach or suggest the order in which applicants' of inned method steps are presented. In particularly, "forming an oxide on an inner wall of a CVD processing chamber" is performed prior to "doping the source and drain electrodes with p". This means preventing the dopant (phosphor) from being



•■■ IBM Docket Lp. JP920000112 JS1

incorporated into the Si layer (£) during depositing the a-Si layer on a substrate soon after the step of doping without the chamber changing.

It is noted that the Examiner agrees with applicants points noted above. Namely, "Ohnuma fail to disclose forming an oxide film on an inner wall of a CVD processing chamber."

The Examine then relies on Gardner for a teaching "forming an oxide on an inner wall of a CVD pro-essing chamber and dites column 6, lines 8 – 14. However, Gardner does not teach the forming of an oxide film on an inner wall of a CVD processing chamber. To the contrary, Gardner leaches away from the step of forming an oxide film on the wall of the chamber as an intended result of the process. The Examiner's attention is directed to column 1, lines 13 – 16 of Gardner. Gardner clearly teaches "Cleaning of the chamber between runs reduces oxide build up on the showerhead and typically terids to increase oxide layer thickness uniformity between rur :." This teaches away from applicants claimed invention, namely forming an oxide film on the walls of the CVE chamber. Gardner teaches the forming of an oxide layer of a substrate. Specifically, Gardner states "A layer of oxide 403 is then formed over the substrate 40 littlising an oxide source showerhead as indicated at block 306" (See coumn 4, lines 54 - 55). Gardner does not teach or suggest applicants' claimed investion of forming are oxide on an inner wall as part of the process needed to make applicants' claimed invertion. The mere fact that Gardner has to remove an oxide material from the inner walls (that was at best over spray for coating a substrate 401) of the a shamber after the formation a device does not lead one of ordinary skill in the art to male a device by forming an oxide film on the inner walls of a CVD chamber. before applie ints' device is maile.

Therefore, G indicated at fails to solve the deficiencies of Ohnuma et al. Gardner et al fails to teach or suggest the "forming an oxide film on an inner wall of a CVD processing chamber" as part of the manufacturing method of an active matrix device including a top gate type TF. Gardner et al forther fails to teach or suggest "a removable oxide film"



IBM Docket to. JP920000112US1

being formed on "an inner wall of the processing chamber for forming the top gate type TFT". Gard are et al still further fails to teach or suggest the order in which applicants' claimed method by steps are presented. In particularly, "forming an oxide on an inner wall of a CVD processing chamber' is performed prior to "doping the source and drain electrodes with p". Again, Gardiner et al teaches away from applicants' claimed method by "removing any native oxide" before a layer is formed, see step 304 in Figure 3, column 4, lin is 42 – 46 and occlumn 6, lines 16 – 20. Accordingly, it is believed that Ohnuma et al. cannot make obvious applicants' claimed invention, either singularly or in combination with Gardner et all under 35 U.S.C. § 103(a). Furthermore, there is no motivation of suggestions for one skilled in the art to combine the teachings of Ohnuma et al. and Gardner et all as defined in claims 1 – 16. Again, if one were to use the teachings of Bardner et all, one would remove the oxide from Ohnuma et al. However, since Ohnum all adds not ring to the Ohnuma et all reference.

HILTON GARDEN IN DC

In view of the remarks herein, the Examiner is respectfully requested to reconsider the above-identitied application and allow the claims therein. If the Examiner wishes to discuss the application further, or if additional information would be required, the undersigned will cooperate full a to assist in the prosecution of this application.

Please charge any fee necessary to enter this paper and any previous paper to deposit account 09-0468.

In the event hat this response does not result in allowance of all such claims, the undersigned respectfully requests a telephone interview at the Examiner's earliest convenience

BEST AVA

ILABLE COPY

Applicants re uest entry of this paper so as to place the file history of this patent application in better form for appeal.

Respectfully, submitted,

Ву

Derek S. Jennings

Registered Patent Agent / Patent Engineer

Reg. No. 41,473

IBM Corporation

Intellectual Poperty Law Department

P. O. Box 21:

Yorktown He hts, New York 11 598 Telephone N :: (914) 945-21-14